The Availability of DDR4-3200 Registered DIMMs for 2nd Gen AMD EPYC Processor, Kingston Technology unveils

Kingston Technology Europe Co LLP, a world pioneer in memory products and technology solutions, today reported its 32GB, 16GB and 8GB Server Premier 3200MT/s DDR4 Registered DIMMs are accessible currently to fully unleash the power of the new 2nd Gen AMD EPYC™ Processor (aka “Rome”).

Kingston’s Server Premier Modules are explicitly engineered to exploit AMD’s latest eight-channel server micro architecture. At 3200MT/s — the next-generation memory frequency bolstered in the latest AMD EPYC processor family — each DIMM provides peak bandwidth of 25.6GB/s. When grouped for multi-channel execution, this provides a huge lift in performance for today’s memory intensive server applications.

For more than three decades, Kingston has been the memory brand that clients choose to power their data centers. Server Premier memory features a locked BOM (Bill of Materials) to guarantee a consistent brand and revision of DRAM and undergoes rigorous, dynamic burn-in testing designed to root out early-life failures at the factory before being shipped out. A key segment of the production test process is that Kingston simulates customer workloads on the very same motherboards that are found in their data centers.

Server Premier Features include:
• Locked Bill of Materials (BOM)
• Part Change Notifications (PCN) of 45-90 days
• Server platform validation
• Leading server motherboard manufacturer qualification
• DDR4 speeds from 2400 – 3200MT/s
• Lifetime warranty
• Industry-leading service and support

"Our latest 3200MT/s memory modules have been completely tested and are ready to be deployed in servers using ‘Rome,’ the new 2nd Gen AMD EPYC processor," said Marco Ziegler, Server DRAM Coordinator, Kingston EMEA. "OEMs and the world’s leading data centers trust and standardize on Kingston and our Server Premier memory solutions. We work firmly together with our clients and accomplices giving unprecedented technical guidance and access so they can maximize the memory execution in their data centers.”

89260

Comment

Plaintext

  • Allowed HTML tags: <a href hreflang> <em> <strong> <cite> <blockquote cite> <code> <ul type> <ol start type='1 A I'> <li> <dl> <dt> <dd> <h2 id='jump-*'> <h3 id> <h4 id> <h5 id> <h6 id><p>
  • Lines and paragraphs break automatically.